You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-23 - 16:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sat Nov 23, 2024 12:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1098459993732,4cyclictest1305497-21kworker/u8:0+flush-259:011:05:002
1098459993732,4cyclictest1305497-21kworker/u8:0+flush-259:011:05:002
1098456993530,3cyclictest1233534-21/usr/sbin/munin09:20:241
1098451993432,2cyclictest1197034-21kworker/u8:3+events_unbound08:45:230
1098464993330,2cyclictest1124192-21gpgv07:35:013
1098451993326,5cyclictest1117191-21systemd-journal10:20:000
1098451993230,1cyclictest1223232-21kworker/u8:4+events_unbound09:10:190
1098451993225,5cyclictest1242730-21ntpq09:25:190
1098464993126,3cyclictest1249418-21/usr/sbin/munin09:35:133
1098459993124,5cyclictest1347474-21latency_hist11:10:012
1098451993128,2cyclictest1384390-21kworker/u8:4+events_unbound12:25:200
1098451993128,2cyclictest1379065-21kworker/u8:2+events_unbound11:53:370
1098451993128,2cyclictest1155329-21kworker/u8:1+events_unbound08:10:240
1098451993128,2cyclictest1108911-21kworker/u8:2+events_unbound09:35:220
1098451993128,2cyclictest1108911-21kworker/u8:2+events_unbound08:50:240
1098451993124,5cyclictest1409928-21latency_hist12:15:010
1098459993026,3cyclictest1108911-21kworker/u8:2+flush-259:007:20:152
1098451993027,2cyclictest1139918-21kworker/u8:0+events_unbound08:05:230
1098464992922,5cyclictest1139872-21latency_hist07:50:003
1098451992926,2cyclictest1311040-21kworker/u8:2+events_unbound10:35:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional