You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Mon Jul 15, 2024 12:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24781821200,5sleep0171ktimers/010:01:380
35572021170,2sleep00-21swapper/011:07:310
39570021040,2sleep30-21swapper/311:30:193
38166621020,1sleep00-21swapper/011:24:350
1476352970,2sleep30-21swapper/308:56:523
18214992623,1cyclictest0-21swapper/209:25:012
3572412250,1chrt357125-21latency_hist11:10:011
18213992421,2cyclictest382486-21systemd11:25:021
18214992321,1cyclictest0-21swapper/211:05:022
18212992320,2cyclictest506418-21latency_hist12:40:020
1821499222,10cyclictest0-21swapper/207:10:012
18214992220,1cyclictest0-21swapper/207:20:002
18214992219,1cyclictest0-21swapper/211:45:002
18214992219,1cyclictest0-21swapper/208:05:002
579692210,1chrt57972-21cut07:40:161
18213992118,2cyclictest373792-21systemd11:20:011
18212992119,1cyclictest0-21swapper/010:25:000
18212992118,2cyclictest90030-21latency_hist08:10:020
18212992118,2cyclictest464707-21cron12:15:010
1420442210,2sleep20-21swapper/208:55:032
18213992017,2cyclictest490040-21wc12:30:011
18213992017,2cyclictest148294-21sh09:00:001
18213992014,5cyclictest467550-21kthreadcore12:15:121
18213992014,5cyclictest467550-21kthreadcore12:15:121
18213992013,6cyclictest0-21swapper/111:35:011
18214991917,1cyclictest0-21swapper/210:00:022
18214991917,1cyclictest0-21swapper/209:55:012
18214991917,1cyclictest0-21swapper/207:15:012
18214991916,1cyclictest0-21swapper/212:20:002
18214991916,1cyclictest0-21swapper/212:20:002
18214991916,1cyclictest0-21swapper/211:50:002
18214991915,2cyclictest0-21swapper/212:30:002
18213991916,2cyclictest176566-21cpu09:20:011
18213991914,4cyclictest243302-21kthreadcore10:00:121
18213991913,5cyclictest0-21swapper/112:15:011
18212991916,2cyclictest340723-21/usr/sbin/munin11:00:010
18212991916,2cyclictest1427-21dbus-daemon10:38:090
18214991816,1cyclictest0-21swapper/209:20:022
18214991815,1cyclictest0-21swapper/212:15:012
1821499181,10cyclictest0-21swapper/211:30:012
18213991815,2cyclictest475503-21kthreadcore12:20:101
18213991815,2cyclictest269099-21kthreadcore10:15:171
18213991815,2cyclictest124801-21cstates08:40:011
18213991814,3cyclictest1427-21dbus-daemon10:55:011
18213991814,3cyclictest101482-21acpi08:20:011
18213991812,5cyclictest165240-21pmu-power09:10:201
18212991815,2cyclictest255-21systemd-journal08:57:350
18212991815,2cyclictest24359-21acpi07:15:020
18212991815,2cyclictest0-21swapper/011:20:020
18212991815,2cyclictest0-21swapper/011:05:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional