You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 15:43

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot7s.osadl.org (updated Mon Jul 15, 2024 12:44:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
77799699508499,6cyclictest854536-21turbostat10:10:013
77799699504496,5cyclictest890626-21turbostat11:54:563
77799699504496,5cyclictest863456-21turbostat10:35:013
77799699475452,20cyclictest881732-21turbostat11:25:013
77799699467449,15cyclictest856311-21turbostat10:19:543
77798299465456,6cyclictest885279-21turbostat11:39:540
77799699464455,6cyclictest849191-21turbostat09:59:543
77799699464442,19cyclictest888855-21turbostat11:49:563
77799699462455,4cyclictest867124-21turbostat10:49:543
77799699462455,4cyclictest852763-21turbostat10:05:013
77799699456449,4cyclictest872612-21turbostat11:00:013
77799699456449,4cyclictest833148-21turbostat09:09:593
77799699452444,5cyclictest834926-21turbostat09:15:013
77799299452445,4cyclictest868902-21turbostat10:54:542
77799699451442,6cyclictest899551-21turbostat12:15:013
77799699449440,6cyclictest865337-21turbostat10:40:013
77799699449440,6cyclictest865337-21turbostat10:40:003
77799299445438,4cyclictest825869-21turbostat08:54:562
77799699442433,6cyclictest894199-21turbostat12:00:003
77799699441433,5cyclictest836712-21turbostat09:24:563
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional