You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-03 - 15:33

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot3s.osadl.org (updated Thu Apr 03, 2025 00:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
48932319312,4sleep30-21swapper/319:09:273
47312317306,8sleep00-21swapper/019:07:190
47222315308,5sleep10-21swapper/119:07:121
46052315309,4sleep20-21swapper/219:05:402
5202993120,311cyclictest4215-21kworker/u16:1+efi_rts_wq21:20:151
5203993100,309cyclictest1020-21kworker/u16:2+efi_rts_wq22:10:082
5203993070,306cyclictest22115-21kworker/u16:1+efi_rts_wq00:00:142
5204993030,302cyclictest17031-21kworker/u16:0+efi_rts_wq20:30:153
5201993020,301cyclictest4215-21kworker/u16:1+efi_rts_wq20:35:140
5201993010,299cyclictest1020-21kworker/u16:2+efi_rts_wq21:55:120
5204993000,299cyclictest27787-21kworker/u16:2+efi_rts_wq22:50:083
5203992980,297cyclictest850-21kworker/u16:1+efi_rts_wq19:25:132
5204992960,295cyclictest4215-21kworker/u16:1+efi_rts_wq21:20:153
5202992950,294cyclictest22115-21kworker/u16:1+efi_rts_wq00:35:141
5201992940,293cyclictest15637-21kworker/u16:3+efi_rts_wq19:55:120
5202992930,292cyclictest2995-21kworker/u16:2+efi_rts_wq23:20:121
5201992930,292cyclictest4215-21kworker/u16:1+efi_rts_wq21:50:090
5204992890,287cyclictest1020-21kworker/u16:2+efi_rts_wq22:00:183
5202992890,288cyclictest15637-21kworker/u16:3+efi_rts_wq20:10:151
5202992880,287cyclictest17031-21kworker/u16:0+efi_rts_wq19:10:141
5201992880,287cyclictest17031-21kworker/u16:0+efi_rts_wq19:30:160
5203992870,286cyclictest17031-21kworker/u16:0+efi_rts_wq20:40:132
5201992870,286cyclictest1020-21kworker/u16:2+efi_rts_wq22:30:090
5202992860,284cyclictest21670-21kworker/u16:0+efi_rts_wq22:40:131
5201992860,285cyclictest17031-21kworker/u16:0+efi_rts_wq21:00:130
5204992850,284cyclictest2995-21kworker/u16:2+efi_rts_wq23:20:133
5204992850,284cyclictest19848-21kworker/u16:2+efi_rts_wq00:20:133
5204992840,283cyclictest2995-21kworker/u16:2+efi_rts_wq23:30:193
5201992840,283cyclictest850-21kworker/u16:1+efi_rts_wq19:25:140
5204992820,281cyclictest22115-21kworker/u16:1+efi_rts_wq00:30:093
5202992820,281cyclictest4215-21kworker/u16:1+efi_rts_wq21:40:151
5203992810,280cyclictest1020-21kworker/u16:2+efi_rts_wq22:00:182
5201992800,279cyclictest17031-21kworker/u16:0+efi_rts_wq20:40:150
5202992790,278cyclictest26794-21kworker/u16:1+efi_rts_wq23:00:151
5203992780,277cyclictest17031-21kworker/u16:0+efi_rts_wq19:15:152
5201992760,275cyclictest373-21kworker/u16:3+efi_rts_wq23:35:130
5204992750,274cyclictest17031-21kworker/u16:0+efi_rts_wq20:55:133
5202992750,274cyclictest17031-21kworker/u16:0+efi_rts_wq20:50:171
5204992720,271cyclictest1020-21kworker/u16:2+efi_rts_wq22:30:093
5202992710,270cyclictest373-21kworker/u16:3+efi_rts_wq23:55:141
5203992690,268cyclictest17031-21kworker/u16:0+efi_rts_wq21:35:132
5202992690,268cyclictest22115-21kworker/u16:1+efi_rts_wq00:15:131
5201992680,267cyclictest11663-21kworker/u16:1+efi_rts_wq23:40:130
5201992670,265cyclictest2995-21kworker/u16:2+efi_rts_wq23:10:080
5203992650,264cyclictest4215-21kworker/u16:1+efi_rts_wq21:50:092
5203992630,260cyclictest4215-21kworker/u16:1+efi_rts_wq20:25:142
5203992590,258cyclictest850-21kworker/u16:1+efi_rts_wq19:20:142
5203992570,256cyclictest22115-21kworker/u16:1+efi_rts_wq00:35:142
5201992570,255cyclictest2995-21kworker/u16:2+efi_rts_wq23:15:110
5201992560,255cyclictest16875-21kworker/u16:2+efi_rts_wq19:50:160
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional