You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-23 - 16:52

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Sat Nov 23, 2024 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
43642320306,5sleep20-21swapper/207:09:322
41942315309,4sleep30-21swapper/307:07:253
41872315307,5sleep10-21swapper/107:07:191
25572313306,5sleep00-21swapper/007:05:050
4609992980,296cyclictest25087-21kworker/u16:0+efi_rts_wq09:10:171
4609992960,295cyclictest7506-21kworker/u16:3+efi_rts_wq07:55:111
4614992940,293cyclictest7506-21kworker/u16:3+efi_rts_wq08:40:133
4614992940,293cyclictest25087-21kworker/u16:0+efi_rts_wq09:30:203
4614992920,291cyclictest7506-21kworker/u16:3+efi_rts_wq10:30:163
4611992920,291cyclictest25087-21kworker/u16:0+efi_rts_wq10:44:102
4614992910,290cyclictest25087-21kworker/u16:0+efi_rts_wq09:25:123
4611992910,289cyclictest25087-21kworker/u16:0+efi_rts_wq11:35:122
4609992900,289cyclictest25087-21kworker/u16:0+efi_rts_wq12:00:151
4609992890,288cyclictest7506-21kworker/u16:3+efi_rts_wq07:45:141
4609992890,288cyclictest25087-21kworker/u16:0+efi_rts_wq12:20:141
4614992880,287cyclictest25087-21kworker/u16:0+efi_rts_wq10:54:103
4614992880,287cyclictest25087-21kworker/u16:0+efi_rts_wq09:20:133
4611992880,287cyclictest25087-21kworker/u16:0+efi_rts_wq09:13:582
4611992880,286cyclictest25087-21kworker/u16:0+efi_rts_wq11:05:122
4614992870,286cyclictest7506-21kworker/u16:3+efi_rts_wq11:40:113
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional