You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-03-31 - 15:34

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Mon Mar 31, 2025 12:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
318432328321,5sleep20-21swapper/207:09:012
32304993210,318cyclictest29070-21kworker/u16:1+efi_rts_wq11:30:460
300912318303,5sleep00-21swapper/007:05:100
318422315307,5sleep10-21swapper/107:09:001
316272315308,5sleep30-21swapper/307:06:153
32308993110,309cyclictest26525-21kworker/u16:2+efi_rts_wq11:10:082
32310993090,308cyclictest16285-21kworker/u16:0+efi_rts_wq10:35:173
32310993090,308cyclictest16285-21kworker/u16:0+efi_rts_wq08:55:143
32310993080,307cyclictest29070-21kworker/u16:1+efi_rts_wq11:30:463
32310993080,307cyclictest25446-21kworker/u16:0+efi_rts_wq11:50:193
32308993080,307cyclictest25446-21kworker/u16:0+efi_rts_wq11:40:142
32307993080,307cyclictest16285-21kworker/u16:0+efi_rts_wq09:40:121
32304993070,306cyclictest4171-21kworker/u16:2+efi_rts_wq08:40:140
32307993050,304cyclictest16285-21kworker/u16:0+efi_rts_wq08:20:131
32304993050,304cyclictest4171-21kworker/u16:2+efi_rts_wq07:30:090
32307993030,302cyclictest16285-21kworker/u16:0+efi_rts_wq09:15:151
32304993030,302cyclictest25446-21kworker/u16:0+efi_rts_wq12:15:140
32308993020,301cyclictest20376-21kworker/u16:1+efi_rts_wq11:00:142
32304993020,301cyclictest16285-21kworker/u16:0+efi_rts_wq08:20:140
32308993010,300cyclictest4171-21kworker/u16:2+efi_rts_wq08:45:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional