You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-03 - 16:09

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot5s.osadl.org (updated Thu Apr 03, 2025 12:44:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3708663994320,9cyclictest131rcu_preempt10:00:131
3708675994133,5cyclictest3792613-21munin-plugin-st11:40:003
3708663994128,9cyclictest3742336-21grep08:50:291
3708661994133,5cyclictest3768860-21sendmail10:20:000
3708661994129,8cyclictest3774140-21grep10:35:230
3708675994025,12cyclictest391ktimers/310:15:133
3708671994034,3cyclictest3719407-21sendmail07:40:012
3708663994027,10cyclictest3737002-21sh08:35:011
3708663993932,4cyclictest0-21swapper/109:30:311
3708663993931,5cyclictest3780355-21latency_hist11:00:011
3708675993829,5cyclictest0-21swapper/308:50:003
3708671993829,5cyclictest0-21swapper/207:15:012
3708663993828,5cyclictest0-21swapper/111:10:121
3708663993827,8cyclictest3729591-21munin-plugin-st08:10:001
3708663993825,9cyclictest3797502-21sendmail12:00:011
370866399380,8cyclictest0-21swapper/108:35:141
3708661993827,8cyclictest3720697-21grep07:40:260
3708661993825,10cyclictest121ktimers/009:35:120
3708675993729,4cyclictest0-21swapper/309:35:253
3708671993730,4cyclictest3751459-21sendmail09:20:002
3708671993730,4cyclictest3751459-21sendmail09:20:002
3708671993727,6cyclictest0-21swapper/211:45:012
3708671993725,6cyclictest0-21swapper/207:45:182
3708663993730,4cyclictest3786670-21cat11:20:001
3708663993724,10cyclictest3708659-21cyclictest12:00:151
3708661993729,4cyclictest0-21swapper/012:40:000
3708671993626,7cyclictest3744641-21cron09:00:002
3708663993628,4cyclictest0-21swapper/111:30:571
3708663993627,7cyclictest3776174-21kworker/u8:2+events_unbound10:51:421
3708663993612,6cyclictest131rcu_preempt10:40:121
3708661993628,4cyclictest0-21swapper/008:25:010
3708661993627,5cyclictest3784980-21munin-plugin-st11:15:000
3708675993528,4cyclictest3765462-21munin-plugin-st10:10:003
3708671993524,7cyclictest0-21swapper/208:35:272
3708663993528,5cyclictest3707681-21kworker/u8:1+events_unbound07:13:431
3708663993527,4cyclictest0-21swapper/110:30:261
3708663993527,4cyclictest0-21swapper/110:30:261
3708663993525,7cyclictest3734221-21grep08:20:261
370866399351,19cyclictest0-21swapper/108:10:151
3708661993527,4cyclictest0-21swapper/009:00:000
3708675993427,4cyclictest0-21swapper/311:00:013
3708675993426,5cyclictest0-21swapper/311:35:003
3708675993424,7cyclictest0-21swapper/307:25:013
3708671993426,4cyclictest3780352-21latency_hist11:00:012
370866399347,13cyclictest131rcu_preempt11:40:011
3708675993325,5cyclictest0-21swapper/312:25:003
3708675993325,4cyclictest0-21swapper/309:05:273
3708675993324,6cyclictest0-21swapper/311:25:003
3708671993325,4cyclictest0-21swapper/212:00:262
3708671993325,4cyclictest0-21swapper/209:10:262
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional