You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-03 - 15:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackaslot5s.osadl.org (updated Thu Apr 03, 2025 12:43:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81780,0rcu_preempt3-21ksoftirqd/008:08:280
10050750,0irq/346-484840054-21kswapd011:01:510
81720,0rcu_preempt3-21ksoftirqd/009:38:250
81710,0rcu_preempt3-21ksoftirqd/010:53:310
10050710,0irq/346-484840015879-1kworker/0:2H11:42:290
81680,0rcu_preempt3-21ksoftirqd/008:03:360
81660,0rcu_preempt3-21ksoftirqd/007:33:320
81650,0rcu_preempt3-21ksoftirqd/011:18:450
81600,0rcu_preempt19-21ksoftirqd/108:08:471
10050600,0irq/346-484840054-21kswapd009:42:561
81590,0rcu_preempt19-21ksoftirqd/108:21:351
10050590,0irq/346-484840054-21kswapd010:13:031
10050590,0irq/346-484840054-21kswapd010:13:031
10050590,0irq/346-484840054-21kswapd009:59:151
81580,0rcu_preempt19-21ksoftirqd/107:59:391
1352199581,0cyclictest16795-21ping07:38:270
10050580,0irq/346-484840054-21kswapd011:12:551
81570,0rcu_preempt3-21ksoftirqd/012:08:220
81570,0rcu_preempt3-21ksoftirqd/010:33:270
81570,0rcu_preempt3-21ksoftirqd/008:48:140
81570,0rcu_preempt3-21ksoftirqd/007:23:140
81570,0rcu_preempt19-21ksoftirqd/108:23:311
81570,0rcu_preempt19-21ksoftirqd/108:04:021
81570,0rcu_preempt19-21ksoftirqd/107:57:351
10050570,0irq/346-48484004009-1kworker/1:2H12:02:581
81560,0rcu_preempt3-21ksoftirqd/009:48:230
81560,0rcu_preempt19-21ksoftirqd/108:13:521
81550,0rcu_preempt3-21ksoftirqd/009:58:260
81550,0rcu_preempt19-21ksoftirqd/112:08:311
81550,0rcu_preempt19-21ksoftirqd/111:39:501
10050550,0irq/346-484840024323-1kworker/1:2H12:25:391
10050550,0irq/346-484840023275-1kworker/1:0H11:49:201
81540,0rcu_preempt19-21ksoftirqd/110:38:291
81540,0rcu_preempt19-21ksoftirqd/108:38:281
10050540,0irq/346-484840054-21kswapd011:31:181
10050540,0irq/346-484840054-21kswapd010:43:340
10050540,0irq/346-484840054-21kswapd010:25:091
10050540,0irq/346-484840054-21kswapd010:18:181
81530,0rcu_preempt19-21ksoftirqd/111:18:521
81530,0rcu_preempt19-21ksoftirqd/110:32:101
81530,0rcu_preempt18322-21diskmemload10:45:141
10050530,0irq/346-484840054-21kswapd012:31:141
10050530,0irq/346-484840054-21kswapd009:27:251
10050530,0irq/346-484840027768-1kworker/0:1H11:48:060
10050530,0irq/346-48484002596-1kworker/1:0H10:34:241
81520,0rcu_preempt19-21ksoftirqd/109:52:061
81520,0rcu_preempt19-21ksoftirqd/108:48:241
10050520,0irq/346-484840054-21kswapd012:04:581
10050520,0irq/346-484840054-21kswapd010:52:541
10050520,0irq/346-484840015879-1kworker/0:2H12:08:030
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional