You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-23 - 17:05

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #a, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  TI
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackaslot5s.osadl.org (updated Sat Nov 23, 2024 12:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
811380,0rcu_preempt19-21ksoftirqd/110:29:041
811360,0rcu_preempt19-21ksoftirqd/112:13:421
811330,0rcu_preempt19-21ksoftirqd/110:10:341
811290,0rcu_preempt19-21ksoftirqd/111:10:491
811270,0rcu_preempt54-21kswapd009:30:271
811240,0rcu_preempt19-21ksoftirqd/111:51:591
811220,0rcu_preempt19-21ksoftirqd/112:06:381
811220,0rcu_preempt19-21ksoftirqd/109:27:091
811210,0rcu_preempt19-21ksoftirqd/111:48:261
811200,0rcu_preempt19-21ksoftirqd/110:02:521
811190,0rcu_preempt19-21ksoftirqd/111:25:111
811180,0rcu_preempt19-21ksoftirqd/111:31:341
811150,0rcu_preempt19-21ksoftirqd/109:53:041
811150,0rcu_preempt19-21ksoftirqd/108:14:131
811120,0rcu_preempt54-21kswapd009:45:471
811030,0rcu_preempt19-21ksoftirqd/110:54:491
811010,0rcu_preempt19-21ksoftirqd/111:18:321
81990,0rcu_preempt19-21ksoftirqd/112:08:401
81990,0rcu_preempt19-21ksoftirqd/110:58:591
81980,0rcu_preempt19-21ksoftirqd/110:05:361
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional