You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackaslot0.osadl.org (updated Mon Jul 15, 2024 12:44:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
285092650,2sleep33047499cyclictest11:08:083
2997126423,37sleep10-21swapper/107:07:041
69142630,0sleep38-21rcu_preempt11:23:183
120272620,1sleep00-21swapper/009:46:070
200972610,0sleep30-21swapper/310:38:393
181692590,1sleep21632-21sshd11:31:302
92832580,2sleep337-21rcuc/309:53:163
82152580,0sleep28214-21sshd12:27:072
267792580,0sleep10-21swapper/110:02:591
185442570,1sleep118543-21bash10:49:351
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional