You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 05:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot4s (updated Wed Apr 02, 2025 00:59:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
199959912311207,21cyclictest0-21swapper/019:25:080
199969911541126,21cyclictest28583-21diskstats19:45:151
199969910761066,7cyclictest0-21swapper/119:25:111
195872639594,30sleep00-21swapper/019:21:160
195332518472,31sleep10-21swapper/119:20:431
199959911189,18cyclictest0-21swapper/019:45:140
166732840,6sleep0111rcuc/000:07:000
272282820,24sleep1201rcuc/121:15:011
41912490,6sleep14190-21cat21:40:281
210192480,8sleep01999599cyclictest22:35:270
1999699441,15cyclictest0-21swapper/100:25:081
188462410,8sleep01999599cyclictest00:15:000
1999599383,5cyclictest81rcu_preempt20:50:200
215662361,9sleep10-21swapper/122:38:291
1999599351,29cyclictest28917-21cat00:45:000
1999699347,3cyclictest81rcu_preempt20:28:241
19995993418,5cyclictest3-21ksoftirqd/022:25:590
1999599341,21cyclictest23902-21smartctl00:30:190
302742331,9sleep00-21swapper/023:07:420
1999699336,4cyclictest81rcu_preempt19:33:271
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional