You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-22 - 16:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2.osadl.org (updated Fri Nov 22, 2024 12:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2846099293275,16cyclictest4835-21sendmail0
282082255185,38sleep00-21swapper/00
280112254181,25sleep10-21swapper/11
282502243206,25sleep20-21swapper/22
279512233173,45sleep30-21swapper/33
1511621800,5sleep32847699cyclictest3
2846499145139,4cyclictest4855-21perf1
2846999132124,5cyclictest4856-21awk2
2847699123113,7cyclictest0-21swapper/33
125292580,3sleep312523-21gltestperf3
243022550,1sleep20-21swapper/22
298662480,1sleep20-21swapper/22
143682450,1sleep00-21swapper/00
324672430,2sleep20-21swapper/22
59792350,1sleep00-21swapper/00
2846999272,6cyclictest20969-21munin-run2
28469992717,3cyclictest10333-21gdbus2
304742250,9sleep228-21ksoftirqd/22
2846999255,4cyclictest505-21dbus-daemon2
28464992517,5cyclictest5429-21sh1
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional