You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Mon Jul 15, 2024 12:44:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
30137662232175,18sleep70-21swapper/707:06:597
30137262224163,19sleep50-21swapper/507:06:255
30158442217189,18sleep40-21swapper/407:08:574
30137002217162,17sleep60-21swapper/607:06:026
30158702216186,19sleep30-21swapper/307:09:193
30136872212184,18sleep20-21swapper/207:05:492
30136572212178,22sleep10-21swapper/107:05:251
30158962209182,17sleep00-21swapper/007:09:410
3016136994745,1cyclictest0-21swapper/112:10:011
301615099360,30cyclictest3136428-21sh10:50:024
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional