You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-03 - 16:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot7s.osadl.org (updated Thu Apr 03, 2025 12:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25450210794,9sleep10-21swapper/107:05:101
27435210476,9sleep30-21swapper/307:08:103
2733029264,8sleep00-21swapper/007:06:450
2734728666,16sleep20-21swapper/207:07:002
262522490,0sleep10-21swapper/110:17:201
27666992321,1cyclictest0-21swapper/007:50:190
27666992119,1cyclictest0-21swapper/011:43:590
27669992018,1cyclictest16688-21diskmemload11:30:001
2766999201,1cyclictest0-21swapper/110:56:501
27669991913,5cyclictest16688-21diskmemload09:45:531
27669991912,7cyclictest16688-21diskmemload10:11:051
2766999190,2cyclictest25-21ksoftirqd/109:30:031
27674991817,1cyclictest0-21swapper/210:17:272
2767499180,1cyclictest0-21swapper/212:00:032
2767499180,18cyclictest24534-21kworker/2:011:40:382
27669991815,2cyclictest16688-21diskmemload09:36:171
2767499170,17cyclictest4934-21kworker/2:211:25:292
2766999178,6cyclictest16688-21diskmemload09:18:201
2766999174,11cyclictest0-21swapper/110:05:341
27669991715,1cyclictest0-21swapper/110:00:131
27669991713,2cyclictest4210-21aten2_r7power_c08:40:131
27674991616,0cyclictest0-21swapper/212:15:132
27674991615,1cyclictest4934-21kworker/2:211:51:482
27674991615,1cyclictest19469-21kworker/2:109:58:492
2767499160,1cyclictest0-21swapper/210:06:172
2766999168,7cyclictest16688-21diskmemload10:49:061
2766999168,7cyclictest0-21swapper/111:34:591
2766999167,6cyclictest0-21swapper/110:30:141
2766999165,7cyclictest18367-21gltestperf09:40:171
2766999165,11cyclictest0-21swapper/109:23:111
2766999164,8cyclictest0-21swapper/111:45:161
27669991614,1cyclictest0-21swapper/111:10:091
27669991613,2cyclictest0-21swapper/109:11:181
27669991611,5cyclictest0-21swapper/111:51:021
27669991611,3cyclictest16688-21diskmemload11:07:551
27666991615,1cyclictest0-21swapper/012:19:200
2766699160,2cyclictest0-21swapper/011:00:120
2767499159,4cyclictest37850irq/131-snd_hda12:10:012
27674991514,1cyclictest26668-21kworker/2:210:52:482
27674991514,1cyclictest18333-21kworker/2:111:08:282
2767499150,15cyclictest11886-21kworker/2:108:06:152
2766999159,5cyclictest0-21swapper/110:21:261
2766999158,6cyclictest7984-21fschecks_count07:35:171
27669991510,3cyclictest0-21swapper/108:55:141
2766999150,2cyclictest0-21swapper/112:18:081
2766699151,8cyclictest9543-21munin-run07:40:000
27666991511,2cyclictest8836-21grep08:50:300
27676991410,3cyclictest24531-21cat10:15:273
27676991410,3cyclictest11130-21grep11:00:183
27674991413,1cyclictest22960-21kworker/2:212:36:292
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional