You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 15:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #7

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack7slot7s.osadl.org (updated Tue Jul 16, 2024 00:43:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25231210288,9sleep10-21swapper/119:06:391
2538629986,9sleep30-21swapper/319:08:383
2313028066,9sleep00-21swapper/019:05:010
2548327857,6sleep20-21swapper/219:09:542
2558699310,30cyclictest0-21swapper/122:31:101
2558399290,25cyclictest0-21swapper/023:34:090
2558699280,27cyclictest0-21swapper/100:23:521
2558899270,27cyclictest0-21swapper/221:58:132
2558399270,26cyclictest0-21swapper/022:25:100
25588992424,0cyclictest0-21swapper/221:28:132
2558899240,18cyclictest15809-21kworker/2:121:05:132
2558699231,2cyclictest0-21swapper/121:35:131
21852231,1sleep30-21swapper/319:25:373
2558899221,20cyclictest0-21swapper/221:34:232
2558899210,20cyclictest0-21swapper/222:09:502
2558699210,20cyclictest0-21swapper/123:47:351
2558899200,20cyclictest31366-21kworker/2:123:37:002
2558699200,19cyclictest0-21swapper/122:41:531
2558899192,17cyclictest0-21swapper/223:19:122
2558899192,16cyclictest0-21swapper/223:00:472
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional