You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-25 - 07:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #7, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack7slot4s.osadl.org (updated Mon Nov 25, 2024 00:45:04)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
13379995526,22cyclictest15666-21sendmail-msp21:40:120
1340599501,29cyclictest14927-21ssh22:40:142
1340599471,6cyclictest0-21swapper/221:20:132
1339299472,39cyclictest16215-21sendmail-msp23:40:121
1337999472,35cyclictest2894-21sendmail-msp20:40:130
13392994522,20cyclictest22915-21sendmail-msp19:20:121
1339299444,32cyclictest9895-21sendmail-msp19:40:151
1337999441,31cyclictest15790-21ssh22:00:120
1337999423,31cyclictest28426-21ssh00:10:150
1337999421,3cyclictest131rcu_preempt21:20:120
1337999421,28cyclictest11930-21sendmail-msp00:00:120
13416994124,11cyclictest25866irq/58-eth000:25:113
13416994124,11cyclictest25866irq/58-eth000:25:103
1339299414,23cyclictest32380-21ssh21:10:141
1337999410,27cyclictest31843-21ssh23:10:170
1339299406,26cyclictest15615-21sendmail-msp23:20:131
13392993915,5cyclictest131rcu_preempt23:25:131
1337999391,9cyclictest0-21swapper/022:35:120
1341699371,20cyclictest25866irq/58-eth023:25:143
1341699362,22cyclictest25866irq/58-eth021:10:133
1339299351,31cyclictest7644-21ssh23:15:111
1337999343,26cyclictest24110-21ssh21:25:120
13379993415,10cyclictest632-21Async17:44:200
1340599339,19cyclictest26124-21ssh00:28:532
1340599339,19cyclictest26124-21ssh00:28:532
1340599332,21cyclictest131rcu_preempt23:10:172
1339299332,24cyclictest31973-21ssh21:50:181
13392993316,13cyclictest14966-21sendmail-msp22:20:141
13416993216,11cyclictest25866irq/58-eth021:50:173
1340599324,18cyclictest22146irq/40-dwc2_hso22:55:122
13392993224,4cyclictest131rcu_preempt22:05:141
1337999322,21cyclictest12-21ksoftirqd/020:00:140
1340599311,24cyclictest14856-21sendmail-msp23:00:132
1340599311,22cyclictest29164-21sendmail-msp20:00:122
13405993112,14cyclictest16045-21sendmail-msp20:20:132
1339299313,25cyclictest14856-21sendmail-msp23:00:131
1340599303,17cyclictest22146irq/40-dwc2_hso19:25:122
1339299309,17cyclictest21-21ksoftirqd/120:30:131
1339299309,17cyclictest21-21ksoftirqd/120:30:121
1339299303,22cyclictest24019-21ssh21:45:131
13392993017,10cyclictest22248-21sendmail-msp21:00:131
1339299301,25cyclictest23564-21sh23:05:131
13379993016,10cyclictest23470-21ssh22:25:160
1340599293,18cyclictest22146irq/40-dwc2_hso00:35:142
1340599293,17cyclictest22146irq/40-dwc2_hso20:15:142
1340599293,15cyclictest22146irq/40-dwc2_hso19:30:122
1340599292,20cyclictest22146irq/40-dwc2_hso20:05:132
13405992911,6cyclictest0-21swapper/222:00:142
13392992913,8cyclictest21-21ksoftirqd/122:15:141
13392992821,5cyclictest0-21swapper/121:30:151
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional