You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 08:25
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack7slot0.osadl.org (updated Wed Apr 02, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
110050660,0irq/25-eth00-21swapper/319:05:203
117950590,0irq/26-eth1-rx-0-21swapper/119:07:491
110050560,0irq/25-eth00-21swapper/219:08:052
117950460,0irq/26-eth1-rx-0-21swapper/019:05:190
9950170,0irq/24-0000:00:3-21ksoftirqd/000:18:240
30156991614,0cyclictest7544-21munin-run00:00:002
30157991512,0cyclictest0-21swapper/322:11:453
3015499153,0cyclictest0-21swapper/022:20:160
30157991411,0cyclictest0-21swapper/300:18:433
3015799140,0cyclictest0-21swapper/300:31:373
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional