You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 04:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Characteristics of the highest latencies:
System rack6slot6 (updated Wed Apr 02, 2025 00:43:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
240469910736053397,53843cyclictest3816-21diskmemload22:42:270
240469910692553444,53359cyclictest3816-21diskmemload21:57:540
240469910663153388,53178cyclictest0-21swapper20:18:050
240469910658053392,53096cyclictest0-21swapper00:19:450
240469910654953389,53095cyclictest0-21swapper20:42:320
240469910651153473,53038cyclictest0-21swapper22:35:450
240469910649953472,53027cyclictest0-21swapper00:08:120
240469910648353454,53029cyclictest0-21swapper23:52:370
240469910648253422,53060cyclictest0-21swapper23:17:570
240469910644253444,52998cyclictest0-21swapper22:13:390
240469910643353395,53038cyclictest0-21swapper23:38:130
240469910642753434,52993cyclictest0-21swapper19:57:090
240469910642653391,53035cyclictest0-21swapper19:33:230
240469910642453426,52998cyclictest0-21swapper22:46:280
240469910641853433,52985cyclictest0-21swapper21:35:380
240469910641853425,52993cyclictest0-21swapper19:25:500
240469910641053429,52981cyclictest0-21swapper00:30:180
240469910629553392,52812cyclictest0-21swapper22:57:210
240469910622653476,52750cyclictest0-21swapper19:46:260
240469910621253478,52734cyclictest0-21swapper19:54:290
240469910619853467,52731cyclictest0-21swapper20:12:040
240469910619653472,52724cyclictest0-21swapper22:54:310
240469910617253408,52764cyclictest0-21swapper20:33:100
240469910614753439,52708cyclictest0-21swapper20:24:370
240469910610453414,52690cyclictest0-21swapper20:47:040
240469910527352913,52358cyclictest3816-21diskmemload00:21:560
240469910496552901,52062cyclictest0-21swapper21:10:410
24046995393053396,534cyclictest0-21swapper23:11:350
24046995385653417,439cyclictest0-21swapper00:11:530
24046995368431,0cyclictest26530-21ssh22:31:440
24046995366153416,181cyclictest133750irq/9-eth023:22:390
24046995359425,53439cyclictest16510-21ssh22:15:590
24046995357953428,151cyclictest0-21swapper19:24:500
24046995355753380,177cyclictest0-21swapper20:39:220
24046995354853413,45cyclictest0-21swapper22:05:460
24046995347453409,65cyclictest0-21swapper21:45:410
24046995335626,53330cyclictest0-21swapper21:18:530
24046995334825,53230cyclictest0-21swapper21:53:130
24046995319253123,59cyclictest0-21swapper22:26:220
24046995318427,53157cyclictest0-21swapper00:36:200
24046995317624,53152cyclictest0-21swapper20:09:330
24046995278526,52759cyclictest0-21swapper20:28:080
240469923241101,1223cyclictest30051-21ssh23:26:000
240469922811031,1124cyclictest16010-21ssh23:04:330
240469922161099,1024cyclictest11214-1kworker/u3:221:28:160
240469921491070,952cyclictest19724-21ssh23:59:090
240469921371058,953cyclictest8805-21ssh23:41:440
240469921151095,925cyclictest26452sleep019:43:050
240469921011094,914cyclictest30232sleep021:05:490
240469920691026,1008cyclictest0-21swapper20:52:450
240469920641005,1025cyclictest0-21swapper23:07:440
240469920631021,1007cyclictest0-21swapper19:35:430
240469920031027,854cyclictest0-21swapper20:04:420
240469919811019,924cyclictest11037-21sh23:46:050
240469919361092,751cyclictest133750irq/9-eth021:30:460
240469919321058,749cyclictest22830-21ssh00:03:100
240469919171050,773cyclictest0-21swapper21:02:380
240469919161042,781cyclictest0-21swapper20:58:370
240469917721094,554cyclictest3816-21diskmemload21:43:500
240469917571101,559cyclictest12806-21ssh21:21:240
24046991721886,810cyclictest21948-21ssh22:24:520
24046991709911,773cyclictest5389-21ssh00:26:170
240469916691045,559cyclictest9-21ksoftirqd/022:00:550
240469916651054,611cyclictest0-21swapper23:33:320
24046991074618,452cyclictest27413-21hwlatdetect-tra19:10:160
24046991001583,415cyclictest30204-21hwlatdetect-tra19:17:280
2139027012,14sleep021672-21wc19:07:580
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional