You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack6slot2.osadl.org (updated Mon Jul 15, 2024 00:43:26)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
176552438,8sleep10-21swapper/119:08:211
174112418,8sleep00-21swapper/019:05:520
17844994033,6cyclictest255950irq/16-enp2s0f021:04:050
17844993931,7cyclictest255950irq/16-enp2s0f020:40:040
17844993931,7cyclictest255950irq/16-enp2s0f000:30:000
17844993930,7cyclictest255950irq/16-enp2s0f023:04:580
17844993832,5cyclictest255950irq/16-enp2s0f023:10:230
17844993832,5cyclictest255950irq/16-enp2s0f020:49:590
17844993831,6cyclictest255950irq/16-enp2s0f023:54:590
17844993831,6cyclictest255950irq/16-enp2s0f020:30:020
17844993831,6cyclictest255950irq/16-enp2s0f019:55:120
17844993831,6cyclictest255950irq/16-enp2s0f019:44:580
17844993831,6cyclictest255950irq/16-enp2s0f000:14:580
17844993830,7cyclictest255950irq/16-enp2s0f021:25:000
17844993830,7cyclictest255950irq/16-enp2s0f019:25:020
17844993732,4cyclictest255950irq/16-enp2s0f021:19:550
17844993731,5cyclictest255950irq/16-enp2s0f023:45:540
17844993731,5cyclictest255950irq/16-enp2s0f023:19:290
17844993731,5cyclictest255950irq/16-enp2s0f000:24:570
17844993731,5cyclictest168550irq/16-i91521:49:130
17844993730,6cyclictest255950irq/16-enp2s0f023:34:250
17844993730,6cyclictest255950irq/16-enp2s0f021:40:060
17844993730,6cyclictest255950irq/16-enp2s0f019:19:540
17844993632,3cyclictest255950irq/16-enp2s0f023:40:530
17844993632,3cyclictest255950irq/16-enp2s0f022:25:010
17844993632,3cyclictest255950irq/16-enp2s0f019:32:190
17844993631,4cyclictest255950irq/16-enp2s0f023:35:040
17844993631,4cyclictest255950irq/16-enp2s0f022:40:030
17844993631,4cyclictest255950irq/16-enp2s0f022:19:590
17844993631,4cyclictest255950irq/16-enp2s0f021:58:240
17844993631,4cyclictest255950irq/16-enp2s0f021:50:010
17844993631,4cyclictest255950irq/16-enp2s0f020:09:550
17844993631,4cyclictest255950irq/16-enp2s0f019:51:120
17844993631,4cyclictest255950irq/16-enp2s0f019:39:550
17844993631,4cyclictest255950irq/16-enp2s0f019:37:120
17844993631,4cyclictest255950irq/16-enp2s0f000:22:250
17844993631,4cyclictest255950irq/16-enp2s0f000:05:590
17844993630,6cyclictest255950irq/16-enp2s0f023:25:080
17844993630,5cyclictest255950irq/16-enp2s0f020:15:050
17844993629,6cyclictest255950irq/16-enp2s0f022:54:560
17844993629,6cyclictest255950irq/16-enp2s0f022:14:560
17844993629,6cyclictest255950irq/16-enp2s0f021:37:250
17844993629,6cyclictest255950irq/16-enp2s0f021:29:510
17844993629,6cyclictest255950irq/16-enp2s0f020:35:060
17844993628,7cyclictest255950irq/16-enp2s0f019:59:560
17844993532,3cyclictest255950irq/16-enp2s0f022:00:100
17844993532,2cyclictest255950irq/16-enp2s0f000:10:410
17844993532,2cyclictest168550irq/16-i91522:49:570
17844993532,2cyclictest168550irq/16-i91520:25:050
17844993531,3cyclictest255950irq/16-enp2s0f022:10:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional