You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack6slot0.osadl.org (updated Mon Jul 15, 2024 13:00:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1591899264241,21cyclictest0-21swapper/912:12:5639
1591899264241,21cyclictest0-21swapper/912:12:5639
159159922713,119cyclictest0-21swapper/609:44:5836
159159922713,119cyclictest0-21swapper/609:44:5836
1594299223219,2cyclictest0-21swapper/3009:10:2024
1594299223219,2cyclictest0-21swapper/3009:10:1924
1594599217164,32cyclictest2687-21lxd09:44:5926
1594599217164,32cyclictest2687-21lxd09:44:5926
1591799212206,4cyclictest0-21swapper/811:40:4838
1591799212206,4cyclictest0-21swapper/811:40:4838
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional