You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-23 - 17:36

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Sat Nov 23, 2024 12:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2920199196187,8cyclictest0-21swapper/007:11:020
2920899136134,1cyclictest0-21swapper/207:11:022
287502116103,9sleep30-21swapper/307:06:133
289062115102,10sleep00-21swapper/007:08:150
289802114104,7sleep20-21swapper/207:09:132
28932210894,10sleep10-21swapper/107:08:361
29204999085,2cyclictest0-21swapper/107:11:021
29201998176,3cyclictest15944-21kworker/u16:0+events_unbound07:15:020
29208998076,3cyclictest6028-21kworker/u16:1+events_unbound07:37:172
29201997872,4cyclictest15944-21kworker/u16:0+events_unbound07:35:270
126902730,1sleep00-21swapper/011:15:200
29201996660,4cyclictest6028-21kworker/u16:1+events_unbound11:00:250
29201996660,4cyclictest6028-21kworker/u16:1+events_unbound11:00:240
29201996157,3cyclictest15944-21kworker/u16:0+events_unbound09:15:260
29201995956,2cyclictest6028-21kworker/u16:1+events_unbound09:45:260
29201995753,3cyclictest15944-21kworker/u16:0+events_unbound08:45:200
29201995753,3cyclictest15944-21kworker/u16:0+events_unbound08:45:200
29201995651,4cyclictest6028-21kworker/u16:1+events_unbound08:35:120
29201995651,3cyclictest15944-21kworker/u16:0+events_unbound11:55:210
29201995550,4cyclictest6028-21kworker/u16:1+events_unbound08:30:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional