You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 15:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #5, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack5slot4s.osadl.org (updated Tue Jul 16, 2024 00:44:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2875799197186,10cyclictest20661-21strings19:25:300
28764991920,190cyclictest0-21swapper/219:25:302
2876199171166,2cyclictest0-21swapper/119:25:301
1030821250,0sleep30-21swapper/322:35:253
283512123110,9sleep00-21swapper/019:06:530
284492114104,6sleep30-21swapper/319:08:083
28506211299,10sleep20-21swapper/219:08:512
23273210994,10sleep10-21swapper/119:05:141
28757999182,8cyclictest0-21swapper/019:10:130
28764999088,1cyclictest0-21swapper/219:10:122
28757998883,3cyclictest28484-21kworker/u16:0+events_unbound19:15:020
28764998682,3cyclictest29623-21kworker/u16:1+events_unbound22:00:232
28761998673,9cyclictest29623-21kworker/u16:1+events_unbound23:20:011
28764998480,3cyclictest29623-21kworker/u16:1+events_unbound22:20:162
28764998476,3cyclictest12716-21kworker/u16:2+events_unbound00:00:182
28757997773,3cyclictest12716-21kworker/u16:2+events_unbound00:00:010
28764997470,3cyclictest29623-21kworker/u16:1+events_unbound21:20:332
28764997470,3cyclictest29623-21kworker/u16:1+events_unbound21:20:332
28761997468,4cyclictest28484-21kworker/u16:0+events_unbound23:40:001
28764996758,4cyclictest28484-21kworker/u16:0+events_unbound22:30:372
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional