You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 08:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack5slot4.osadl.org (updated Wed Apr 02, 2025 00:44:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18959213068,6sleep10-21swapper/119:09:531
1108721250,4sleep21914599cyclictest22:47:502
18784212363,7sleep00-21swapper/019:07:360
187552115104,8sleep30-21swapper/319:07:153
18863210696,7sleep20-21swapper/219:08:382
194372860,1sleep30-21swapper/323:10:143
159232730,0sleep30-21swapper/322:15:143
234102710,0sleep30-21swapper/323:30:093
79912680,0sleep30-21swapper/321:52:433
22802680,1sleep12282-21kthreadcore22:40:201
156242660,0sleep20-21swapper/200:00:002
293122650,0sleep20-21swapper/221:30:182
201072570,0sleep20-21swapper/200:20:192
233262560,0sleep10-21swapper/119:10:211
152382540,1sleep30-21swapper/323:59:413
45982490,0sleep30-21swapper/319:20:203
19143993114,16cyclictest0-21swapper/122:06:371
1914399280,27cyclictest0-21swapper/121:08:361
1914399280,27cyclictest0-21swapper/120:24:211
1914399280,26cyclictest0-21swapper/100:02:211
1914399270,26cyclictest0-21swapper/123:45:281
1914399270,26cyclictest0-21swapper/123:42:271
1914399270,26cyclictest0-21swapper/123:24:531
1914399270,26cyclictest0-21swapper/122:39:531
1914399270,26cyclictest0-21swapper/122:12:101
1914399270,26cyclictest0-21swapper/121:44:401
1914399270,26cyclictest0-21swapper/120:41:121
1914399270,26cyclictest0-21swapper/120:11:591
1914399270,26cyclictest0-21swapper/119:54:421
1914399270,26cyclictest0-21swapper/119:43:391
1914399270,26cyclictest0-21swapper/119:39:181
1914399270,26cyclictest0-21swapper/100:21:241
1913899277,14cyclictest0-21swapper/021:30:340
19145992622,3cyclictest0-21swapper/219:24:322
1914599260,25cyclictest0-21swapper/221:46:092
1914599260,25cyclictest0-21swapper/221:46:092
1914599260,25cyclictest0-21swapper/220:29:502
1914399260,25cyclictest0-21swapper/122:01:341
1914399260,25cyclictest0-21swapper/121:48:281
1914399260,25cyclictest0-21swapper/121:48:281
1914399260,25cyclictest0-21swapper/121:27:241
1914399260,25cyclictest0-21swapper/120:49:211
1914399260,25cyclictest0-21swapper/119:49:391
1914399260,25cyclictest0-21swapper/100:26:461
1914399260,20cyclictest5863-21grep20:55:151
1914599250,24cyclictest15536-21ssh22:31:102
1914399250,24cyclictest0-21swapper/122:46:351
1914399250,24cyclictest0-21swapper/100:16:481
1914399250,24cyclictest0-21swapper/100:13:331
1913899250,24cyclictest0-21swapper/023:00:270
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional