You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack5slot4.osadl.org (updated Mon Jul 15, 2024 12:44:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
115662110101,6sleep00-21swapper/007:08:110
6257210899,6sleep10-21swapper/107:05:471
11554210898,7sleep30-21swapper/307:08:023
11670210797,7sleep20-21swapper/207:09:332
139462710,0sleep10-21swapper/111:45:241
243362630,0sleep20-21swapper/212:07:152
72522580,0sleep10-21swapper/109:35:301
320122580,0sleep332014-21kthreadcore09:30:273
33382560,0sleep10-21swapper/111:20:281
114152550,1sleep211423-21kthreadcore08:00:302
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional