You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 08:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack5slot0.osadl.org (updated Wed Apr 02, 2025 00:44:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2122321280,2sleep0728299cyclictest21:12:330
74021250,0sleep0732-21cp23:44:070
2674021190,1sleep3729999cyclictest22:10:593
6822210533,44sleep30-21swapper/319:06:563
1864021000,3sleep325-21rcuop/119:35:123
309332970,2sleep30-21swapper/322:05:183
212172960,6sleep20-21swapper/222:13:342
696829535,56sleep10-21swapper/119:08:461
36452950,2sleep20-21swapper/221:47:292
194862940,0sleep019488-21pmu-power21:15:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional