You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack4slot1.osadl.org (updated Tue Jul 16, 2024 03:00:52)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
362299341,26cyclictest11936-21latency_hist03:04:020
3622993226,3cyclictest28603-1kworker/0:2H02:49:300
3622993226,3cyclictest28603-1kworker/0:2H02:49:300
362299311,8cyclictest5457-21cat02:44:010
362299311,8cyclictest5457-21cat02:44:010
362499279,3cyclictest131rcu_preempt02:44:212
362499279,3cyclictest131rcu_preempt02:44:212
3622992721,3cyclictest28603-1kworker/0:2H03:03:530
3624992514,9cyclictest27-21ksoftirqd/202:54:042
3623992412,3cyclictest21-21ksoftirqd/102:39:011
362299242,4cyclictest0-21swapper/002:54:260
362399236,6cyclictest73-21kswapd002:59:241
362399236,6cyclictest73-21kswapd002:59:241
362499227,3cyclictest131rcu_preempt02:53:592
362499227,3cyclictest131rcu_preempt02:53:592
362399221,5cyclictest131rcu_preempt02:39:211
362399221,5cyclictest131rcu_preempt02:39:211
362399221,16cyclictest5204-21cron02:44:031
362399221,16cyclictest5204-21cron02:44:031
362299221,17cyclictest5704-21fschecks_time02:44:050
362299221,17cyclictest5704-21fschecks_time02:44:050
362499204,3cyclictest131rcu_preempt02:59:242
362499204,3cyclictest131rcu_preempt02:59:242
362499201,2cyclictest0-21swapper/202:39:212
362499201,2cyclictest0-21swapper/202:39:212
3624992012,5cyclictest3678-21gltestperf-pi02:38:532
3624992012,5cyclictest3678-21gltestperf-pi02:38:532
362399202,11cyclictest131rcu_preempt02:38:531
362599192,11cyclictest0-21swapper/302:44:033
362599192,11cyclictest0-21swapper/302:44:033
3623991911,5cyclictest21-21ksoftirqd/102:54:141
362599181,14cyclictest0-21swapper/303:03:573
362599181,14cyclictest0-21swapper/303:03:573
362399181,5cyclictest131rcu_preempt02:49:111
362399181,5cyclictest131rcu_preempt02:49:111
362299181,7cyclictest3764-21latency_hist02:38:560
362299181,7cyclictest3764-21latency_hist02:38:560
362599122,7cyclictest0-21swapper/302:38:533
362599122,7cyclictest0-21swapper/302:38:533
362599121,8cyclictest0-21swapper/302:54:133
362599121,7cyclictest0-21swapper/302:49:183
362599121,7cyclictest0-21swapper/302:49:183
362599121,7cyclictest0-21swapper/302:39:103
362599121,7cyclictest0-21swapper/302:39:103
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional