You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:43
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack3slot3.osadl.org (updated Tue Jul 16, 2024 00:46:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
8752210297sleep70-21swapper/719:09:039
122501010irq/42-ahci0-21swapper/319:08:585
12250990irq/42-ahci0-21swapper/119:09:591
1105350960irq/53-eth0-tx-0-21swapper/219:05:254
1105250960irq/52-eth0-rx-0-21swapper/419:05:446
1105250910irq/52-eth0-rx-0-21swapper/519:06:117
12250900irq/42-ahci0-21swapper/819:08:3710
847726955sleep00-21swapper/019:06:080
12250690irq/42-ahci0-21swapper/1019:06:072
858826555sleep60-21swapper/619:07:388
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional