You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 08:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rack2slot0.osadl.org (updated Wed Apr 02, 2025 00:43:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2353021080,0sleep223495-21sshd00:27:122
204872990,0sleep220486-21id00:20:192
274772950,1sleep227468-21sshd21:30:522
46392900,1sleep3646-21dbus-daemon00:25:163
29672700,0sleep3391rcuc/322:26:493
227482670,0sleep00-21swapper/000:30:180
45482560,0sleep30-21swapper/300:31:413
293102540,1sleep3391rcuc/321:34:103
167342540,1sleep216686-21sshd22:09:452
222692530,0sleep00-21swapper/021:12:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional