You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot8.osadl.org (updated Tue Jul 16, 2024 00:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
154272951928,14sleep10-21swapper/119:05:541
1587199860790,62cyclictest0-21swapper/019:10:030
1587299853781,49cyclictest0-21swapper/119:10:041
1587199837748,66cyclictest0-21swapper/020:25:240
1587299814717,62cyclictest11461-21strings20:25:241
52602980,4sleep05264-21head00:15:200
290882850,4sleep029092-21cut19:45:220
227799780,3rtkit-daemon2276-21rtkit-daemon21:36:210
1587199772,60cyclictest26888-21diskmemload23:40:360
1587299752,66cyclictest21305-21latency_hist19:25:021
1587199742,56cyclictest15366-21ssh00:32:090
1587199742,55cyclictest22469-21latency_hist23:50:020
1587199733,42cyclictest10394-21ssh22:31:380
1587199732,64cyclictest351-21ssh00:06:110
1587199732,55cyclictest8824-21latency_hist20:20:000
15871997315,51cyclictest88450irq/46-eth0-tx-22:15:500
1587199724,53cyclictest0-21swapper/020:40:240
1587199724,53cyclictest0-21swapper/019:24:220
1587199723,63cyclictest29291-21latency_hist22:10:000
1587199723,63cyclictest26888-21diskmemload21:40:310
15871997216,50cyclictest88450irq/46-eth0-tx-22:56:590
1587199715,51cyclictest0-21swapper/023:30:080
1587199714,53cyclictest0-21swapper/000:14:580
1587199714,41cyclictest10633-21munin-run20:25:010
1587199713,46cyclictest13121-21ssh00:29:140
1587199713,45cyclictest9949-21ssh23:26:550
1587199712,63cyclictest17621-21latency_hist21:50:000
15871997117,48cyclictest88450irq/46-eth0-tx-23:02:310
15871997117,48cyclictest88450irq/46-eth0-tx-21:15:250
227799700,3rtkit-daemon2276-21rtkit-daemon19:06:330
1587199707,57cyclictest0-21swapper/023:17:130
1587199706,57cyclictest26797-21vmstat23:55:330
1587199705,58cyclictest0-21swapper/022:54:100
1587199704,60cyclictest14251-21ssh22:39:390
1587199703,62cyclictest5864-21munin-node22:25:080
15871997027,29cyclictest88450irq/46-eth0-tx-22:20:200
1587199702,62cyclictest18723-21sh21:50:320
1587199702,52cyclictest15975-21ssh22:41:000
1587199702,47cyclictest22822-21ssh21:58:050
15871997017,47cyclictest88450irq/46-eth0-tx-00:02:160
15871997017,38cyclictest88450irq/46-eth0-tx-22:47:560
15871997016,49cyclictest88450irq/46-eth0-tx-00:24:290
15871997015,49cyclictest88450irq/46-eth0-tx-21:21:240
1587199693,60cyclictest26888-21diskmemload21:30:380
1587199693,60cyclictest15702-21ssh23:36:530
1587199693,44cyclictest25693-21ssh22:02:530
1587199692,61cyclictest32226-21ssh23:10:190
1587199692,60cyclictest19016-21ssh00:39:230
15871996913,50cyclictest88450irq/46-eth0-tx-21:11:550
15871996910,53cyclictest31089-21ssh22:11:370
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional