You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-26 - 01:15
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot8.osadl.org (updated Mon Nov 25, 2024 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
410399912830,49cyclictest0-21swapper/108:09:261
410299854775,52cyclictest0-21swapper/008:09:260
39662715696,13sleep10-21swapper/107:09:001
37402586563,16sleep00-21swapper/007:06:420
4103994694,448cyclictest0-21swapper/107:10:071
4103994694,448cyclictest0-21swapper/107:10:071
410299442388,47cyclictest0-21swapper/007:10:080
410299442388,47cyclictest0-21swapper/007:10:070
4102991378,14cyclictest27159-21ssh12:16:590
41029912010,104cyclictest11552-21ssh10:00:000
4102991138,99cyclictest26108-21ssh09:26:590
4102998911,27cyclictest0-21swapper/009:20:590
410399845,41cyclictest0-21swapper/111:00:031
4102998413,53cyclictest0-21swapper/007:21:590
4102998413,53cyclictest0-21swapper/007:21:590
4102998314,54cyclictest0-21swapper/007:52:000
217112830,10sleep1271ktimersoftd/111:10:281
4103998110,34cyclictest0-21swapper/109:39:011
4103998016,31cyclictest0-21swapper/108:42:001
4103998012,27cyclictest0-21swapper/107:42:591
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional