You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 16:15

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot6s.osadl.org (updated Tue Jul 16, 2024 12:43:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4086991035,12cyclictest11891-21fschecks_time10:12:270
4091999611,19cyclictest0-21swapper/206:52:172
409199954,30cyclictest0-21swapper/207:35:462
4091999522,13cyclictest0-21swapper/210:32:502
409099954,85cyclictest0-21swapper/111:12:051
4086999439,10cyclictest13482-21unixbench_multi11:17:460
4091999334,41cyclictest0-21swapper/211:22:252
4091999334,41cyclictest0-21swapper/211:22:252
4090999330,8cyclictest19248-21munin-node08:18:021
408699939,17cyclictest0-21swapper/007:27:150
409199924,30cyclictest0-21swapper/207:12:312
409199924,30cyclictest0-21swapper/207:12:312
4091999237,48cyclictest17254-21crond08:17:112
4091999236,47cyclictest29755-21gltestperf10:47:322
4090999238,47cyclictest5311-21gltestperf06:47:381
4090999226,13cyclictest0-21swapper/109:07:111
409399913,81cyclictest0-21swapper/307:47:143
409199915,28cyclictest0-21swapper/209:52:492
409199914,30cyclictest0-21swapper/208:38:062
409199914,30cyclictest0-21swapper/208:38:062
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional