You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 14:19

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Intel
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack1slot6s.osadl.org (updated Sat Jul 27, 2024 12:43:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
223189910210,67cyclictest0-21swapper/008:11:570
2231899984,28cyclictest0-21swapper/009:22:310
22318999829,47cyclictest0-21swapper/007:04:070
22322999728,12cyclictest0-21swapper/209:07:322
2232299953,85cyclictest12356-21grep07:17:372
2232299944,82cyclictest0-21swapper/211:27:192
2231899945,80cyclictest0-21swapper/008:51:550
2231899945,73cyclictest0-21swapper/010:52:230
2231899944,26cyclictest0-21swapper/011:07:010
2231899944,26cyclictest0-21swapper/011:07:010
22318999430,47cyclictest0-21swapper/009:02:310
2232299934,81cyclictest0-21swapper/208:51:562
2231899934,81cyclictest0-21swapper/009:17:200
2231899934,80cyclictest0-21swapper/011:32:240
2231899934,31cyclictest0-21swapper/009:57:450
22318999331,44cyclictest0-21swapper/007:41:370
22318999324,9cyclictest17126-21munin-node10:42:120
2231899915,29cyclictest0-21swapper/008:26:570
22318999139,44cyclictest12-21rcu_preempt11:56:590
2231899905,27cyclictest0-21swapper/009:12:270
2231899905,27cyclictest0-21swapper/009:12:270
2231899904,79cyclictest0-21swapper/010:32:090
2231899904,79cyclictest0-21swapper/010:32:090
2231899904,78cyclictest0-21swapper/007:32:250
2231899903,29cyclictest0-21swapper/007:42:290
22318999022,14cyclictest0-21swapper/008:36:570
22318999022,12cyclictest0-21swapper/007:22:330
22318999018,13cyclictest0-21swapper/009:37:270
22318999017,14cyclictest0-21swapper/010:47:120
22322998937,44cyclictest13442-21head09:27:312
2231899894,78cyclictest0-21swapper/010:22:100
2231899894,77cyclictest0-21swapper/010:07:270
22318998921,13cyclictest0-21swapper/007:17:380
22318998917,15cyclictest0-21swapper/011:12:080
2232199883,78cyclictest0-21swapper/108:37:071
2231899885,28cyclictest0-21swapper/008:42:070
2231899884,23cyclictest0-21swapper/011:02:180
22322998731,10cyclictest9828-21unixbench_singl07:12:402
2232299873,77cyclictest0-21swapper/209:16:552
2232299873,77cyclictest0-21swapper/209:16:552
2232299873,34cyclictest0-21swapper/211:11:592
2232299872,36cyclictest18908-21grep08:37:102
2231899876,27cyclictest0-21swapper/007:09:410
2231899875,75cyclictest0-21swapper/011:37:200
2231899874,75cyclictest0-21swapper/008:59:270
2232199863,63cyclictest0-21swapper/108:17:201
2231899866,73cyclictest0-21swapper/010:27:150
2231899864,27cyclictest0-21swapper/008:38:270
2231899864,27cyclictest0-21swapper/006:47:370
22318998623,12cyclictest0-21swapper/010:12:040
2232299854,73cyclictest27538-21latency_hist12:06:502
2232299854,35cyclictest1283-21snmpd08:32:322
22322998530,11cyclictest9137-21cut08:17:132
2232299853,36cyclictest0-21swapper/211:17:152
2232299853,28cyclictest0-21swapper/207:32:182
22322998527,10cyclictest21854-21uniq08:42:152
2231899855,15cyclictest0-21swapper/006:43:420
2231899854,75cyclictest0-21swapper/011:47:230
2231899854,74cyclictest0-21swapper/006:57:130
2231899854,24cyclictest0-21swapper/009:27:060
22318998525,10cyclictest0-21swapper/007:47:290
2232399846,22cyclictest0-21swapper/311:41:493
2232399844,13cyclictest0-21swapper/309:52:273
2232299844,33cyclictest0-21swapper/209:45:532
22322998424,11cyclictest0-21swapper/207:22:292
2232199844,72cyclictest0-21swapper/106:42:201
2231899847,15cyclictest1304-21runrttasks07:14:470
2231899845,16cyclictest0-21swapper/010:57:210
2231899844,74cyclictest0-21swapper/011:22:000
2231899844,31cyclictest23200-21sshd09:47:250
2231899844,29cyclictest0-21swapper/008:17:100
2232299834,31cyclictest0-21swapper/211:06:512
2232299833,73cyclictest0-21swapper/208:22:162
22322998329,9cyclictest20616-21grep10:47:122
22322998314,12cyclictest0-21swapper/208:02:252
2232199834,71cyclictest0-21swapper/110:36:521
2232199834,71cyclictest0-21swapper/110:36:521
2232199834,62cyclictest0-21swapper/107:17:351
2231899835,16cyclictest0-21swapper/008:52:240
2231899835,14cyclictest0-21swapper/008:12:310
2231899834,26cyclictest0-21swapper/009:52:290
2231899834,21cyclictest0-21swapper/009:11:470
2231899834,15cyclictest0-21swapper/009:35:050
22318998318,12cyclictest0-21swapper/012:02:120
2232299824,36cyclictest0-21swapper/211:42:212
2232299824,24cyclictest0-21swapper/209:41:542
2232299823,32cyclictest0-21swapper/208:57:062
2232199824,70cyclictest0-21swapper/111:21:511
2232199823,71cyclictest0-21swapper/109:14:221
2232199823,71cyclictest0-21swapper/109:14:221
2231899824,70cyclictest0-21swapper/007:27:300
2231899824,14cyclictest0-21swapper/006:39:420
22318998221,9cyclictest1304-21runrttasks11:43:270
22318998219,12cyclictest20388-21cat09:42:200
22322998130,11cyclictest896-21dbus-daemon10:56:452
2232299813,25cyclictest0-21swapper/209:02:122
2232299813,11cyclictest0-21swapper/206:37:422
2231899815,16cyclictest0-21swapper/007:53:290
2231899815,16cyclictest0-21swapper/007:53:290
2231899814,68cyclictest0-21swapper/011:27:040
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional