You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 04:22
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack1slot3.osadl.org (updated Wed Apr 02, 2025 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
205725799130,11cyclictest0-21swapper/319:55:123
205725799120,11cyclictest0-21swapper/323:55:193
205725799120,11cyclictest0-21swapper/321:55:013
205725799120,11cyclictest0-21swapper/321:35:003
2057257991111,0cyclictest0-21swapper/323:35:143
2057257991111,0cyclictest0-21swapper/319:54:563
2057257991110,0cyclictest0-21swapper/300:20:143
205725799110,8cyclictest0-21swapper/321:20:193
205725799110,10cyclictest0-21swapper/323:00:203
205725799110,10cyclictest0-21swapper/322:05:003
205725799110,10cyclictest0-21swapper/321:45:013
205725799110,10cyclictest0-21swapper/321:10:223
205725799110,10cyclictest0-21swapper/319:35:133
205725799110,0cyclictest0-21swapper/322:35:123
205725799110,0cyclictest0-21swapper/322:35:023
205725799110,0cyclictest0-21swapper/320:15:203
205725799110,0cyclictest0-21swapper/319:15:123
205725799110,0cyclictest0-21swapper/300:00:133
205725799109,0cyclictest0-21swapper/321:33:223
205725799109,0cyclictest0-21swapper/321:05:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional