You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-12-21 - 15:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #1, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack1slot2s.osadl.org (updated Sat Dec 21, 2024 12:43:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
406326059,0sleep10-21swapper/106:47:521
291350440,0irq/25-eth10-21swapper/306:47:013
413023823,0sleep00-21swapper/006:48:390
440123228,0sleep20-21swapper/206:51:492
44819964,0cyclictest10282-21kworker/2:208:57:182
44819960,0cyclictest26592-21taskset11:15:102
44809964,0cyclictest26762-21kworker/1:210:27:561
35160,0ktimersoftd/30-21swapper/311:12:083
339960,0migration/39767-21sh11:23:173
339960,0migration/39522-21sh12:17:003
339960,0migration/38045-21sh10:58:393
339960,0migration/34713-21idleruntime09:17:103
339960,0migration/34605-21sh09:41:583
339960,0migration/328552-21kthreadcore07:57:103
339960,0migration/325384-21sh09:04:253
339960,0migration/320514-21munin-node07:52:093
339960,0migration/318568-21runrttasks11:10:063
339960,0migration/317135-21sh11:06:363
28415060,0irq/27-eth0-tx-28852sleep209:14:512
28415060,0irq/27-eth0-tx-16670-21ssh11:05:162
28415060,0irq/27-eth0-tx-14405-21munin-node08:12:090
28415060,0irq/27-eth0-tx-13051-21ssh10:12:162
28415060,0irq/27-eth0-tx-0-21swapper/212:09:462
28415060,0irq/27-eth0-tx-0-21swapper/212:02:052
28415060,0irq/27-eth0-tx-0-21swapper/211:59:292
28415060,0irq/27-eth0-tx-0-21swapper/211:53:152
28415060,0irq/27-eth0-tx-0-21swapper/211:27:492
28415060,0irq/27-eth0-tx-0-21swapper/211:24:332
28415060,0irq/27-eth0-tx-0-21swapper/210:43:342
28415060,0irq/27-eth0-tx-0-21swapper/210:35:092
28415060,0irq/27-eth0-tx-0-21swapper/210:23:312
28415060,0irq/27-eth0-tx-0-21swapper/210:23:312
28415060,0irq/27-eth0-tx-0-21swapper/210:00:002
28415060,0irq/27-eth0-tx-0-21swapper/209:54:452
28415060,0irq/27-eth0-tx-0-21swapper/209:48:062
28415060,0irq/27-eth0-tx-0-21swapper/209:27:382
28415060,0irq/27-eth0-tx-0-21swapper/209:02:412
28405060,0irq/26-eth0-rx-24337-21munin-node07:27:153
249960,0watchdog/20-21swapper/209:08:132
149960,0migration/09246-21latency_hist11:01:540
149960,0migration/017039-21sh08:58:060
44819950,0cyclictest0-21swapper/210:37:302
44809955,0cyclictest0-21swapper/111:10:031
44809955,0cyclictest0-21swapper/110:45:281
44809955,0cyclictest0-21swapper/110:26:421
44809955,0cyclictest0-21swapper/110:26:421
44809955,0cyclictest0-21swapper/106:52:171
44809954,0cyclictest26762-21kworker/1:210:56:281
44809954,0cyclictest26762-21kworker/1:209:59:161
44809954,0cyclictest26762-21kworker/1:209:40:221
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional