You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 08:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot8.osadl.org (updated Tue Apr 01, 2025 12:46:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
68304099890,88cyclictest690975-21meminfo07:15:218
68304399870,86cyclictest735948-21meminfo08:05:2311
68304799850,84cyclictest843367-21meminfo10:20:2015
68304399830,82cyclictest931338-21meminfo12:20:2511
68305099820,81cyclictest700229-21meminfo07:25:224
68305099800,79cyclictest814316-21meminfo09:40:204
68304399800,79cyclictest790711-21meminfo09:10:1711
68304999770,76cyclictest753883-21meminfo08:25:203
68303899770,76cyclictest709152-21meminfo07:35:231
68304799760,75cyclictest819745-21meminfo09:50:1715
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional