You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-11-23 - 22:16
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot7.osadl.org (updated Sat Nov 23, 2024 00:46:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
163899999569385,65cyclictest1488121-21kworker/u64:2+events_unbound@
intel_display_power_put_async_work
19:10:160
163900699417355,1cyclictest2471415-21kworker/u64:0+events_unbound@
intel_display_power_put_async_work
00:11:121
163900999378376,2cyclictest0-21swapper/219:10:168
163899999377374,3cyclictest0-21swapper/000:11:120
163902499376375,0cyclictest0-21swapper/1419:10:166
163901799374373,1cyclictest0-21swapper/819:10:1614
163902099366365,1cyclictest0-21swapper/1119:11:133
163902499364364,0cyclictest0-21swapper/1400:11:126
163901799363361,2cyclictest27650irq/129-xhci_hcd00:11:1314
1639020993591,3cyclictest957289-1kworker/u65:0+i915_flip@
intel_atomic_commit_work
12:56:083
163901299332331,1cyclictest11365-21Xorg19:11:139
23792203300,313pw-data-loop0-21swapper/219:09:348
163901999322320,2cyclictest28474-21Renderer19:10:162
163899999319275,16cyclictest0-21swapper/023:35:000
163901899307307,0cyclictest0-21swapper/900:11:1315
1639016992910,3cyclictest0-21swapper/723:35:0113
1639012992900,3cyclictest0-21swapper/323:35:019
1639013992890,1cyclictest0-21swapper/423:35:0010
163901499288287,0cyclictest1637850-21kworker/5:1+pm@
pm_runtime_work
19:10:1311
1639019992870,2cyclictest0-21swapper/1023:35:002
163901799285282,2cyclictest1041rcuc/821:15:4414
163901799285282,2cyclictest1041rcuc/821:15:4314
1639021992840,2cyclictest0-21swapper/1223:35:014
1639006992830,4cyclictest0-21swapper/123:35:001
1639018992820,4cyclictest11365-21Xorg23:35:0115
1639009992810,3cyclictest0-21swapper/223:35:018
1639017992800,3cyclictest0-21swapper/823:35:0114
1639015992800,3cyclictest0-21swapper/623:35:0012
1639028992720,1cyclictest0-21swapper/1523:35:007
163902099270266,3cyclictest11365-21Xorg00:11:123
163902899269269,0cyclictest0-21swapper/1519:10:167
16389999926983,67cyclictest2471415-21kworker/u64:0+i915@
__i915_gem_free_work
17:36:220
163902499268265,1cyclictest0-21swapper/1423:35:006
1638999992662,138cyclictest957289-1kworker/u65:0+i915_flip@
intel_atomic_commit_work
20:04:440
163902899258256,1cyclictest0-21swapper/1500:10:407
163902299251209,10cyclictest2524651-21latency_hist23:35:005
163901599250245,4cyclictest40909-21Renderer19:10:0112
163902299240240,0cyclictest0-21swapper/1319:10:135
163900699236234,2cyclictest40909-21Renderer19:10:201
163901299234232,1cyclictest0-21swapper/300:11:129
163901699223221,1cyclictest2434815-21kworker/7:2+events@
drm_mode_rmfb_work_fn
00:10:4013
163901399205203,1cyclictest0-21swapper/400:11:0210
16378292202143,48sleep140-21swapper/1419:06:156
163902199189187,1cyclictest2610235-21kworker/12:0+events@
drm_mode_rmfb_work_fn
00:11:014
163901899188186,1cyclictest0-21swapper/919:10:2015
1639009991690,61cyclictest0-21swapper/223:25:018
16383372165142,14sleep30-21swapper/319:08:299
16386052162148,8sleep90-21swapper/919:09:2315
163902899160157,1cyclictest0-21swapper/1521:15:447
163902899160157,1cyclictest0-21swapper/1521:15:437
163901599160157,2cyclictest0-21swapper/621:15:4312
163901599160157,2cyclictest0-21swapper/621:15:4312
16387032160134,16sleep70-21swapper/719:09:5313
1638999991540,149cyclictest0-21swapper/022:35:130
23792201510,149pw-data-loop0-21swapper/1319:06:055
16382872150129,11sleep100-21swapper/1019:08:202
1639014991480,144cyclictest0-21swapper/522:35:1411
16383612148124,14sleep110-21swapper/1119:08:373
1639017991470,0cyclictest0-21swapper/822:35:1314
16378172145122,14sleep40-21swapper/419:06:0510
1639006991440,1cyclictest0-21swapper/122:35:141
16390249913938,0cyclictest0-21swapper/1422:35:026
163901999139135,2cyclictest1231irq_work/1021:15:442
163901999139135,2cyclictest1231irq_work/1021:15:432
16386382137134,2sleep50-21swapper/519:09:3511
23792201310,130pw-data-loop0-21swapper/019:05:220
163901699131129,2cyclictest22453-21gnome-shell19:10:5813
1638052212963,56sleep150-21swapper/1519:07:047
16387102126102,15sleep120-21swapper/1219:09:584
1639019991240,1cyclictest0-21swapper/1021:20:012
1639013991240,1cyclictest0-21swapper/421:20:0110
16377592124122,1sleep60-21swapper/619:05:5112
1639028991230,1cyclictest0-21swapper/1522:45:037
1639028991230,1cyclictest0-21swapper/1522:45:037
1639028991230,0cyclictest0-21swapper/1521:20:017
1639021991230,0cyclictest0-21swapper/1221:20:014
1639018991230,5cyclictest11365-21Xorg19:30:0015
1639016991230,0cyclictest0-21swapper/721:20:0113
1639019991220,1cyclictest0-21swapper/1022:45:042
1639019991220,1cyclictest0-21swapper/1022:45:032
1639016991220,1cyclictest31552-21WRScene~ilder#122:45:0413
1639016991220,1cyclictest31552-21WRScene~ilder#122:45:0413
163902499121120,0cyclictest0-21swapper/1420:30:036
1639021991210,1cyclictest0-21swapper/1222:45:044
1639021991210,1cyclictest0-21swapper/1222:45:044
1639020991210,0cyclictest0-21swapper/1120:05:153
1639018991210,0cyclictest0-21swapper/920:05:1515
1639015991210,1cyclictest0-21swapper/622:45:0412
1639015991210,1cyclictest0-21swapper/622:45:0312
1639013991210,1cyclictest0-21swapper/422:45:0310
1639013991210,1cyclictest0-21swapper/422:45:0310
1639012991210,1cyclictest0-21swapper/322:45:039
1639012991210,1cyclictest0-21swapper/322:45:039
1639022991190,0cyclictest0-21swapper/1320:05:155
1639021991190,1cyclictest0-21swapper/1219:10:164
1639009991190,0cyclictest0-21swapper/200:11:138
1639022991180,0cyclictest0-21swapper/1300:11:125
1639013991180,1cyclictest0-21swapper/419:10:1610
1639015991170,2cyclictest0-21swapper/600:20:0112
1639009991170,1cyclictest0-21swapper/200:20:008
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional