You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 14:20
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack0slot7.osadl.org (updated Sat Jul 27, 2024 00:46:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26464709926113,138cyclictest0-21swapper/321:46:599
2646460992265,118cyclictest0-21swapper/021:05:030
26465149922512,118cyclictest0-21swapper/1521:05:037
26464639920815,78cyclictest2931189-21tr20:25:211
26458332206184,13sleep60-21swapper/619:08:2312
26465049919251,137cyclictest0-21swapper/1222:30:184
26465149918313,70cyclictest0-21swapper/1522:21:247
26465149918313,70cyclictest0-21swapper/1522:21:247
26465149918113,69cyclictest0-21swapper/1520:05:237
26465149918013,70cyclictest0-21swapper/1521:26:277
26457772178153,15sleep100-21swapper/1019:07:562
26443452178109,50sleep140-21swapper/1419:05:346
26457332172148,15sleep120-21swapper/1219:07:264
2646484991695,26cyclictest3168431-21kworker/u64:3+i915@
__i915_gem_free_work
10:47:2712
26458292167145,14sleep20-21swapper/219:08:208
26457672167144,14sleep80-21swapper/819:07:5414
9412201660,158pipewire-pulse0-21swapper/319:05:519
26458082163139,14sleep70-21swapper/719:08:0913
2646499991581,8cyclictest2871708-1kworker/u65:2+i915_flip@
intel_atomic_commit_work
07:01:132
9412201550,145pipewire-pulse0-21swapper/019:08:570
26286442152130,13sleep50-21swapper/519:05:1011
26465049915033,2cyclictest0-21swapper/1222:10:014
26465049915033,2cyclictest0-21swapper/1222:10:014
26464739915014,1cyclictest611irq_work/422:30:1810
26465099914831,115cyclictest0-21swapper/1322:10:015
26465099914831,115cyclictest0-21swapper/1322:10:015
2646511991459,0cyclictest0-21swapper/1422:30:186
2646499991450,49cyclictest0-21swapper/1021:50:332
2646499991430,139cyclictest1005793-21thunderbird22:30:182
2646467991435,1cyclictest0-21swapper/222:30:188
2646470991420,138cyclictest0-21swapper/322:30:189
2646460991412,3cyclictest2743868-21expr19:35:110
2646491991400,3cyclictest0-21swapper/822:30:1814
2646489991400,21cyclictest2901670-21kworker/7:1+i915-unordered@
__intel_wakeref_put_work
06:09:4713
2646480991390,3cyclictest0-21swapper/522:30:1811
2646489991380,21cyclictest3679763-21kworker/7:1+i915-unordered@
__intel_wakeref_put_work
20:10:3213
2646489991380,20cyclictest2901670-21kworker/7:1+i915-unordered@
__intel_wakeref_put_work
08:45:1613
2646509991360,1cyclictest0-21swapper/1322:30:185
2646504991360,2cyclictest0-21swapper/1219:35:104
2646489991360,20cyclictest2901670-21kworker/7:1+i915-unordered@
__intel_wakeref_put_work
22:12:4913
2646463991360,2cyclictest0-21swapper/119:35:111
2646467991358,2cyclictest0-21swapper/219:40:088
26465119913411,0cyclictest0-21swapper/1419:40:086
2646499991340,1cyclictest0-21swapper/1019:35:112
2646491991340,1cyclictest0-21swapper/819:35:1114
2646470991343,57cyclictest0-21swapper/320:02:089
26458112134110,15sleep90-21swapper/919:08:1115
2646509991330,1cyclictest0-21swapper/1319:35:115
26464919913213,5cyclictest3292511-21net.downloadhel22:10:0114
26464919913213,5cyclictest3292511-21net.downloadhel22:10:0114
2646484991320,1cyclictest0-21swapper/619:35:1112
2646480991320,0cyclictest0-21swapper/519:35:1111
2646470991320,1cyclictest0-21swapper/319:35:119
2646501991315,2cyclictest2871708-1kworker/u65:2+i915_flip@
intel_atomic_commit_work
17:58:123
2646509991300,0cyclictest0-21swapper/1322:36:465
2646499991290,1cyclictest0-21swapper/1019:45:012
26464739912912,2cyclictest0-21swapper/422:10:0110
26464739912912,2cyclictest0-21swapper/422:10:0110
26464739912911,1cyclictest0-21swapper/420:50:1510
2646463991290,1cyclictest0-21swapper/119:45:001
264650199128125,1cyclictest3367148-21kthreadcore22:30:183
2646489991280,2cyclictest0-21swapper/719:40:0813
2646484991280,1cyclictest8939-21Xorg19:45:0112
2646480991288,5cyclictest0-21swapper/522:10:0111
2646480991288,5cyclictest0-21swapper/522:10:0111
2646514991270,0cyclictest0-21swapper/1519:45:017
2646489991270,0cyclictest0-21swapper/719:45:0113
2646484991270,2cyclictest0-21swapper/619:40:0812
2646504991260,2cyclictest0-21swapper/1219:40:084
264649499126123,1cyclictest0-21swapper/923:55:3415
2646494991260,1cyclictest0-21swapper/919:40:0815
26464899912613,0cyclictest0-21swapper/722:55:0113
2646509991250,1cyclictest0-21swapper/1319:40:085
2646501991250,1cyclictest0-21swapper/1119:40:083
2646494991240,1cyclictest0-21swapper/919:45:0015
264648999124122,1cyclictest83250irq/164-i91523:55:3413
2646473991240,1cyclictest0-21swapper/419:40:0810
2646470991230,0cyclictest0-21swapper/319:45:009
2646499991220,6cyclictest0-21swapper/1022:10:012
2646499991220,6cyclictest0-21swapper/1022:10:012
2646460991225,68cyclictest0-21swapper/023:55:540
2645756212261,52sleep150-21swapper/1519:07:457
2646494991210,0cyclictest0-21swapper/923:45:0115
2646501991200,0cyclictest0-21swapper/1123:45:013
2646480991193,1cyclictest0-21swapper/521:46:5911
2646509991180,2cyclictest2931188-21cut20:25:215
2646494991180,0cyclictest0-21swapper/920:50:1515
2646480991180,1cyclictest0-21swapper/520:25:2111
9418201170,109pipewire0-21swapper/119:05:051
2646504991170,0cyclictest0-21swapper/1220:25:214
2646463991170,1cyclictest0-21swapper/122:15:241
2646501991160,0cyclictest0-21swapper/1120:50:153
2646494991160,1cyclictest0-21swapper/921:46:5915
2646491991160,0cyclictest0-21swapper/820:25:2114
2646473991160,0cyclictest0-21swapper/420:25:2110
2646470991160,1cyclictest0-21swapper/323:50:049
264650999115109,5cyclictest8939-21Xorg21:46:595
2646504991150,1cyclictest0-21swapper/1221:46:594
2646501991150,0cyclictest0-21swapper/1121:15:093
2646499991150,1cyclictest0-21swapper/1021:46:592
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional