You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-27 - 14:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack0slot6s.osadl.org (updated Sat Jul 27, 2024 00:45:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
39718872271264,4sleep170-21swapper/1719:06:529
39689442249243,4sleep100-21swapper/1019:05:052
39718022136130,4sleep30-21swapper/319:05:5913
39717892136129,5sleep120-21swapper/1219:05:474
39721512133126,5sleep150-21swapper/1519:09:507
39717962133126,4sleep180-21swapper/1819:05:5310
39719892127120,5sleep190-21swapper/1919:07:5411
39718052126120,4sleep60-21swapper/619:06:0116
39721222121113,6sleep130-21swapper/1319:09:285
39719342121115,4sleep90-21swapper/919:07:2419
39721402116110,4sleep40-21swapper/419:09:3914
39689502113106,4sleep140-21swapper/1419:05:096
39720242107104,2sleep80-21swapper/819:08:2318
397214329579,10sleep70-21swapper/719:09:4217
397199628266,11sleep50-21swapper/519:08:0015
41661812760,0sleep190-21swapper/1923:01:1311
41498012760,0sleep00-21swapper/022:42:120
41167842730,0sleep10266-21kswapd022:00:592
397192627256,10sleep20-21swapper/219:07:1712
40737862680,0sleep7266-21kswapd021:10:1117
40737862680,0sleep7266-21kswapd021:10:1117
185862670,0sleep180-21swapper/1823:58:3710
3972596996624,41cyclictest0-21swapper/423:19:0214
103182630,0sleep130-21swapper/1323:48:115
3972590996120,41cyclictest0-21swapper/221:42:3312
3972639996022,3cyclictest0-21swapper/1621:27:148
3972639996022,3cyclictest0-21swapper/1621:27:148
3972590995816,41cyclictest0-21swapper/200:36:5912
3972619995630,26cyclictest0-21swapper/1123:09:503
3972596995655,1cyclictest0-21swapper/421:18:3114
3972596995655,1cyclictest0-21swapper/421:18:3114
397260099550,54cyclictest0-21swapper/519:45:3315
40428582540,0sleep60-21swapper/620:31:4716
3972637995428,26cyclictest0-21swapper/1521:25:337
3972637995428,26cyclictest0-21swapper/1521:25:337
3972619995429,25cyclictest1221irq_work/1119:17:013
3972619995429,25cyclictest0-21swapper/1123:39:093
3972615995415,38cyclictest0-21swapper/1021:27:142
3972615995415,38cyclictest0-21swapper/1021:27:142
3972588995453,1cyclictest7258-21kworker/1:0+events00:38:211
3972600995352,1cyclictest0-21swapper/520:12:1815
13611520,49low-memory-moni0-21swapper/019:09:400
3972647995113,37cyclictest0-21swapper/1822:50:5710
397263999508,37cyclictest0-21swapper/1619:41:358
3972609995050,0cyclictest0-21swapper/823:02:5118
3972590995015,35cyclictest0-21swapper/221:01:2112
3972590995011,39cyclictest0-21swapper/221:31:1212
39934972490,0sleep10-21swapper/119:30:571
3972649994949,0cyclictest0-21swapper/1921:52:1711
397263299490,48cyclictest4117120-21SSL12:11:206
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional