You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 15:53

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot6s.osadl.org (updated Tue Jul 16, 2024 00:45:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9795201550,130pw-data-loop0-21swapper/1519:07:537
35958732131124,5sleep30-21swapper/319:06:3113
35960662130123,5sleep190-21swapper/1919:08:2711
35958752130125,3sleep50-21swapper/519:06:3315
35960712121114,4sleep10-21swapper/119:08:291
9791201040,103pw-data-loop0-21swapper/1719:08:489
9791201010,100pw-data-loop0-21swapper/1119:09:103
979120910,90pw-data-loop0-21swapper/019:09:260
359601729189,1sleep140-21swapper/1419:08:026
979120890,88pw-data-loop0-21swapper/619:06:2916
979120870,86pw-data-loop0-21swapper/719:06:0817
979120870,85pw-data-loop0-21swapper/1319:08:245
979120810,80pw-data-loop0-21swapper/219:09:1112
979120810,61pw-data-loop0-21swapper/919:06:2619
979120790,78pw-data-loop0-21swapper/819:07:2718
979120790,12pw-data-loop0-21swapper/1819:05:4110
979120760,75pw-data-loop0-21swapper/1619:08:168
979120720,71pw-data-loop0-21swapper/419:05:5214
979120720,71pw-data-loop0-21swapper/1019:05:232
3596631997225,47cyclictest0-21swapper/823:07:1418
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional