You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-07-16 - 08:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack0slot6.osadl.org (updated Tue Jul 16, 2024 00:46:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
238956999697299,397cyclictest0-21swapper/1521:52:597
238953399610143,29cyclictest0-21swapper/519:42:4311
23895389956637,528cyclictest78-21ksoftirqd/620:09:2112
23895699952728,498cyclictest0-21swapper/1520:49:217
23895389952727,499cyclictest0-21swapper/620:26:4512
238952099524524,0cyclictest0-21swapper/120:38:441
2389555995233,519cyclictest0-21swapper/1220:46:454
23895389952121,498cyclictest0-21swapper/623:23:4712
23895389951845,0cyclictest0-21swapper/623:25:5412
23895389951845,0cyclictest0-21swapper/623:25:5412
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional