You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 05:01

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #2

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot2s.osadl.org (updated Wed Apr 02, 2025 00:45:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1812061992690,267cyclictest1899623-21kworker/u20:3+efi_rts_wq22:20:127
18117462253213,14sleep70-21swapper/719:09:527
18113332248209,13sleep60-21swapper/619:07:106
18112702247207,15sleep10-21swapper/119:06:461
18113682246225,14sleep00-21swapper/019:07:240
18117612243219,16sleep20-21swapper/219:09:582
18114562242222,13sleep40-21swapper/419:07:584
18115972240219,14sleep90-21swapper/919:08:549
1812049992390,238cyclictest1899623-21kworker/u20:3+efi_rts_wq21:55:134
18113832239216,15sleep50-21swapper/519:07:295
18113252239217,15sleep30-21swapper/319:07:083
1812047992380,237cyclictest1774487-21kworker/u20:2+efi_rts_wq19:45:123
18113122238217,14sleep80-21swapper/819:07:028
1812064992350,234cyclictest1935000-21kworker/u20:0+efi_rts_wq23:50:088
1812061992340,233cyclictest1882366-21kworker/u20:2+efi_rts_wq22:30:087
1812064992330,232cyclictest1774487-21kworker/u20:2+efi_rts_wq19:20:138
1812047992320,231cyclictest1774487-21kworker/u20:2+efi_rts_wq20:20:133
1812039992320,231cyclictest1814260-21kworker/u20:0+efi_rts_wq20:15:141
1812047992310,230cyclictest1970424-21kworker/u20:4+efi_rts_wq00:00:143
1812057992300,229cyclictest1828016-21kworker/u20:1+efi_rts_wq20:00:146
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional