You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 04:49

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #0, slot #1

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack0slot1s.osadl.org (updated Wed Apr 02, 2025 00:45:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
187799132128,4cyclictest21-21ksoftirqd/100:38:431
186899131129,1cyclictest3-21ksoftirqd/021:48:480
190299128127,1cyclictest0-21swapper/519:37:215
1902991280,127cyclictest0-21swapper/522:34:565
186899128123,4cyclictest3-21ksoftirqd/019:43:430
189899127126,1cyclictest0-21swapper/420:03:564
187799127123,4cyclictest21-21ksoftirqd/120:04:281
1898991260,125cyclictest0-21swapper/421:23:124
189099126125,0cyclictest37-21ksoftirqd/323:39:313
191999125123,1cyclictest0-21swapper/719:14:547
190299125123,2cyclictest0-21swapper/520:00:275
189899125123,1cyclictest0-21swapper/400:31:544
189099125123,1cyclictest37-21ksoftirqd/321:53:013
188499125125,0cyclictest29-21ksoftirqd/219:50:172
188499125125,0cyclictest29-21ksoftirqd/219:50:172
188499125124,0cyclictest29-21ksoftirqd/221:05:422
187799125124,0cyclictest21-21ksoftirqd/120:05:071
191999124122,1cyclictest0-21swapper/722:27:507
191999124121,1cyclictest0-21swapper/722:12:527
191399124122,1cyclictest0-21swapper/621:10:006
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional