You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-04-02 - 07:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackcslot3s.osadl.org (updated Wed Apr 02, 2025 00:43:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
168822321308,4sleep20-21swapper/219:09:242
166742316308,5sleep30-21swapper/319:06:403
165782315302,10sleep00-21swapper/019:05:250
151002313306,5sleep10-21swapper/119:05:101
17194993100,307cyclictest27518-21kworker/u16:3+efi_rts_wq23:10:091
17195993060,305cyclictest7305-21kworker/u16:2+efi_rts_wq21:55:142
17194993060,305cyclictest7305-21kworker/u16:2+efi_rts_wq21:05:141
17194993040,303cyclictest7305-21kworker/u16:2+efi_rts_wq22:35:131
17193993040,303cyclictest7305-21kworker/u16:2+efi_rts_wq19:15:130
17196993010,300cyclictest7305-21kworker/u16:2+efi_rts_wq21:30:133
17194993010,300cyclictest28635-21kworker/u16:1+efi_rts_wq20:55:141
17195993000,299cyclictest18967-21kworker/u16:2+efi_rts_wq00:00:142
17194993000,299cyclictest7305-21kworker/u16:2+efi_rts_wq20:15:141
17195992990,298cyclictest11685-21kworker/u16:1+efi_rts_wq00:20:142
17193992990,298cyclictest28635-21kworker/u16:1+efi_rts_wq19:50:190
17196992970,296cyclictest11685-21kworker/u16:1+efi_rts_wq23:15:133
17194992930,292cyclictest28635-21kworker/u16:1+efi_rts_wq19:55:131
17195992920,291cyclictest7305-21kworker/u16:2+efi_rts_wq21:10:152
17194992920,291cyclictest28635-21kworker/u16:1+efi_rts_wq19:50:191
17195992910,290cyclictest7305-21kworker/u16:2+efi_rts_wq20:15:142
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional